



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/058,264

01/29/2002

Koji Tomioka

NEC01P260-HYa

4190

21254 7590 02/25/2009  
MCGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC  
8321 OLD COURTHOUSE ROAD  
SUITE 200  
VIENNA, VA 22182-3817

EXAMINER

NGUYEN, THUONG

ART UNIT

PAPER NUMBER

2455

MAIL DATE

DELIVERY MODE

02/25/2009

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/058,264	<b>Applicant(s)</b> TOMIOKA, KOJI	
	<b>Examiner</b> Thuong (Tina) T. Nguyen	<b>Art Unit</b> 2455	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 07 April 2008.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 2-12, 14-20 and 22-24 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 2-12, 14-20 and 22-24 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)            | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date. _____                                      |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>9/19/08</u> .   | 6) <input type="checkbox"/> Other: _____                          |

***DETAILED ACTION***

1. This action is in response to application 10/058,264 filed 9/11/07. Claims 2-12, 14-20, 22-24 are pending and represent computer system, CPU and memory installed apparatus, and input/output control apparatus.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Regarding claims 2-3, 5, 7-12, 14, 16-17, 21 & 24, the phrase "installed apparatuses" renders the claim indefinite because it is unclear whether the limitation(s) following the phrase are part of the claimed invention. See MPEP § 2173.05(d). Appropriate correction is required.

4. Regarding claims 3-4, 6, 15, 17, the phrase "effective" renders the claim indefinite because it is unclear whether the limitation(s) following the phrase are part of the claimed invention. See MPEP § 2173.05(d). Appropriate correction is required.

5. Claims 9, 12 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It's unclear to the examiner "means for, when either one of said CPU and memory installed apparatuses fails to operate due to a fault, assigning said input/output control apparatuses which has been used by a faulty CPU

Art Unit: 2455

and memory installed apparatuses to another normal CPU and memory installed apparatuses hereby to continue system operation”?

6. Claim 10 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It's unclear to the examiner “an active one of the CPU and memory installed apparatuses which is using another input/output control apparatuses is used as said other normal CPU and memory installed apparatus”?

### ***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 2-12, 14-20, 22-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mahalingam, Patent No. 6,205,503 in view of Suzuki, Patent No. 6,854,081 B1.

Mahalingam teaches the invention substantially as claimed including method for the hot swap and add of input/output platforms and devices (see abstract).

9. As to claim 2, Mahalingam teaches a computer system comprising:  
a plurality of central processing units (CPU] and memory installed apparatuses having at least one CPU and at least one memory (figure 2) ;

a plurality of input/output control apparatuses (figure 3); and  
a network connecting said CPU and memory installed apparatuses and said input/output control apparatuses to each other (figure 2),

wherein each of said CPU and memory installed apparatuses comprises communication means for transmitting an input/output instruction issued by at least one CPU of said plurality of CPU and memory installed apparatuses to at least one of said input/output control apparatuses assigned in advance to said at least one CPU and memory installed apparatuses via said network, and receives a response from at least one of said input/output control apparatuses via said network (figure 2; col 4, lines 28-50; Mahalingam discloses that the system of CPUs, memories and I/O devices communicate with each other via network),

wherein each of said input/output control apparatuses comprises communication means for receiving an input/output instruction from at least one CPU and memory installed apparatuses assigned in advance to at least one of said plurality of input/output control apparatuses via said network, and transmits a response to said input/output instruction to said at least one CPU and memory installed apparatuses via said network (figure 2; col 4, lines 28-50; col 5, lines 65 - col 6, lines 15; Mahalingam discloses that the system of CPUs, memories and I/O devices communicate via network), and

wherein when one of said plurality of diagnostic control circuits detects a fault in a connected CPU and memory installed apparatus, said diagnostic control circuit retrieves previously stored information that determines a new connection between a non-faulty CPU and memory installed apparatus and an input/output control apparatus

Art Unit: 2455

originally connected to a faulty CPU and memory installed apparatus (figure 11A & 12A; col 4, lines 65 – col 5, lines 3; col 5, lines 35-50; Mahalingam discloses that the system of detected a new connection and replaced failed components).

But Mahalingam failed to teach the claim limitation wherein a plurality of diagnostic control circuits, each diagnostic control circuit of said plurality of diagnostic control circuits being connected with one of said plurality of the CPU and memory installed apparatuses, and with one of said plurality of input/output control apparatuses, and each of said plurality of diagnostic control circuits being connected to one another.

However, Suzuki teaches 6,854,081 B1 (see abstract). Suzuki teaches the limitation wherein a plurality of diagnostic control circuits, each diagnostic control circuit of said plurality of diagnostic control circuits being connected with one of said plurality of the CPU and memory installed apparatuses, and with one of said plurality of input/output control apparatuses, and each of said plurality of diagnostic control circuits being connected to one another (figure 1; col 2, lines 57-68).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Mahalingam in view of Suzuki so that the system would be able to diagnosed CPU group, main memory access controller and IOP group. One would be motivated to do so to detect the presence of an abnormal element by diagnose the multiprocessor system, including CPU elements.

10. As to claim 3, Mahalingam and Suzuki teach a computer system as recited in claim 2, wherein means for receiving the input/output instruction as being effective only when the source of the input/output instruction received via said network is a CPU and

Art Unit: 2455

memory installed apparatuses which has been set in advance (col 7, lines 59-65;

Mahalingam discloses that the system of configured the setting in advanced).

11. As to claim 4, Mahalingam and Suzuki teach a computer system as recited in claim 2, wherein means for receiving a response as being effective only when the source of the response received via said network is an input/output control apparatuses which has been set in advance (figure 2; col 8, lines 10-15; Mahalingam discloses that the system of allows the system to access the elements only when the memory has been configured in advance).

12. As to claim 5, Mahalingam and Suzuki teach a computer system as recited in claim 2, wherein said network is also used for communications between said plurality of CPU and memory installed apparatus (figure 2).

13. As to claim 7, Mahalingam and Suzuki teach a computer system as recited in claim 5, wherein means for communicating with other CPU and memory installed apparatuses via said network (figure 3).

14. As to claim 8, Mahalingam and Suzuki teach a computer system as recited in claim 7, wherein the communications between said plurality of CPU and memory installed apparatuses are communications for accessing memories installed on other CPU and memory installed apparatus (figure 2).

15. As to claim 9, Mahalingam and Suzuki teach a computer system as recited in claim 2, wherein means for, when either one of said CPU and memory installed apparatuses fails to operate due to a fault, assigning said input/output control apparatuses which has been used by a faulty CPU and memory installed apparatuses

Art Unit: 2455

to another normal CPU and memory installed apparatuses hereby to continue system operation (col 7, lines 35-55; Mahalingam discloses that the system of determined if there is a fault in the system).

16. As to claim 10, Mahalingam and Suzuki teach a computer system as recited in claim 9, wherein an active one of the CPU and memory installed apparatuses which is using another input/output control apparatuses is used as said other normal CPU and memory installed apparatus (figure 5; col 10, lines 3-13; Mahalingam discloses that the system of keeping track of the configured information for all the elements).

17. As to claim 11, Mahalingam and Suzuki teach a computer system as recited in claim 9, wherein a backup CPU and memory installed apparatus, said backup CPU and memory installed apparatuses being used as said other normal CPU and memory installed apparatus (col 4, lines 33-50; Mahalingam discloses that the system of using the secondary processor in case of the failure in the system).

18. As to claim 14, Mahalingam teaches a CPU and memory installed apparatuses comprising:

at least one central processing unit (CPU) and at least one memory (figure 2);

communication means for communicating with an external circuit comprising an input/output control apparatus, transmitting an input/output instruction issued by said CPU to said input/output control apparatuses which has been assigned in advance, and receiving a response from said input/output control apparatus (figure 2 & 6; col 4, lines 28-50; Mahalingam discloses that the apparatus of CPUs, memories and I/O devices communicate with each other via network);



wherein when said diagnostic control circuit detects a fault in said connected CPU and memory installed apparatus, said diagnostic control circuit retrieves previously stored information that determines a new connection between a second non-faulty CPU and memory installed apparatus and an input/output control apparatus originally connected to a faulty CPU and memory installed apparatus (figure 11A & 12A; col 4, lines 65 – col 5, lines 3; col 5, lines 35-50; Mahalingam discloses that the apparatus of detected a new connection and replaced failed components).

But Mahalingam failed to teach the claim limitation wherein a diagnostic control circuit connected with said CPU and said at least one memory and with said input/output control apparatus; a single board on which said CPU, said memory, said diagnostic control circuit and said communication means are mounted.

However, Suzuki teaches the limitation wherein a diagnostic control circuit connected with said CPU and said at least one memory and with said input/output control apparatus (figure 1; col 2, lines 57-68); a single board on which said CPU, said memory, said diagnostic control circuit and said communication means are mounted (figure 1; col 2, lines 57-68).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Mahalingam in view of Suzuki so that the system would be able to diagnosed CPU group, main memory access controller and IOP group. One would be motivated to do so to detect the presence of an abnormal element by diagnose the multiprocessor system, including CPU elements.

Art Unit: 2455

19. As to claim 18, Mahalingam and Suzuki teach a computer system as recited in claim 2, wherein each of said plurality of input/output control apparatuses further comprises an input/output (I/O) device (figure 2).

20. As to claim 19, Mahalingam and Suzuki teach a computer system as recited in claim 18, wherein said input/output (I/O) device is connected to a peripheral device (col 4, lines 65 – col 5, lines 3; Mahalingam discloses that the system of connecting the devices to a peripheral device).

21. As to claim 20, Mahalingam and Suzuki teach a computer system as recited in claim 18, wherein said input/output (I/O) device is connected to a second network (figure 6).

22. As to claim 22, Mahalingam and Suzuki teach a computer system as recited in claim 2, wherein said communication means comprises a plurality of ports (figure 1).

23. As to claim 23, Mahalingam and Suzuki teach a computer system as recited in claim 22, wherein each of said plurality of input/output control apparatuses is allocated to at least one of said plurality of ports of said communication means (figure 5).

24. As to claim 24, Mahalingam and Suzuki teach a computer system as recited in claim 22. But Mahalingam failed to teach the claim limitation wherein when one of the plurality of CPU and memory installed apparatuses stops its operation with one of said plurality of input/output control apparatuses, said one of said plurality of input/output control apparatuses is newly allocated to any one of the plurality of ports to which said one of said plurality of input/output control apparatuses was not previously allocated.

However, Suzuki teaches the limitation wherein when one of the plurality of CPU and memory installed apparatuses stops its operation with one of said plurality of input/output control apparatuses, said one of said plurality of input/output control apparatuses is newly allocated to any one of the plurality of ports to which said one of said plurality of input/output control apparatuses was not previously allocated (col 4, lines 48 – col 5, lines 28).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Mahalingam in view of Suzuki so that the system would be able to determine the fault elements and disconnected that element from the groups. One would be motivated to do so to diagnosed elements from the CPU and non-CPU groups.

25. Claims 6, 15 disclose a computer system, a CPU and memory claims and do not teach or define any new limitations above claim 4 and therefore are rejected for similar reasons.

26. Claim 12 disclose a computer system claim and do not teach or define any new limitations above claim 9 and therefore are rejected for similar reasons.

27. Claim 16 disclose an input/output claim and do not teach or define any new limitations above claim 14 and therefore are rejected for similar reasons.

28. Claim 17 disclose an input/output control claim and do not teach or define any new limitations above claim 3 and therefore are rejected for similar reasons.

***Contact Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tina Nguyen whose telephone number is 571-272-3864, and the fax number is 571-273-3864. The examiner can normally be reached on 8:00 AM-5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Saleh Najjar can be reached on 571-272-4006. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Thuong (Tina) T Nguyen/  
Examiner, Art Unit 2455

/saleh najjar/  
Supervisory Patent Examiner, Art Unit 2455